We develop a method for non-trivially restricting fanout in a circuit. We study the complexity of the Circuit Value problem and a new problem, Network Stability, when fanout is limited. This leads to new classes of problems within P. We conjecture that the new classes are different from P and incomparable to JVC. One of these classes, CC, contains several natural complete problems, including Circuit Value for comparator circuits, Lex-first Maximal Matching, and problems related to St able Marriage and St able Roommates.
1 Introduction
Restricting fanout in circuits
In the circuit model of computation, it is traditional to assume that once a value is computed, copies of this value may be made. If two copies can be made, any number of copies can be made, at little extra cost; so there does not seem to be a meaningful way to restrict fanout without reducing the circuit to a forest. We develop a method for non-trivially restricting fanout by altering the definition of 'circuit'. In our model, each input to the circuit and each output of a gate can either enter one gate or become an output of the circuit, but not both. However, we allow multiple-output gates so that the computing power of our circuits is not unduly restricted. Control of fanout is then obtained by placing certain conditions on the different outputs produced by a gate.
We identify two properties of (multiple-output) gates as being relevant to our enterprise. We define what it means for a gate to preserve adjacency, and for a gate to have scatter. We offer two definitions of what it might mean for a gate to support fanout: a gate supports fanout in the strong sense if it can simulate copying; a gate supports fanout in the weak sense if it can simulate a gate with more non-trivial outputs than inputs. We can tell whether a gate supports fanout in either *This work was supported in part by a grant from AT&T and NSF grant DCR-8351757. sense: a gate supports fanout in the strong sense if and only if it does not preserve adjacency; a gate supports fanout in the weak sense if and only if it has scatter.
The problems we study
The first problem we study is Circuit Value. Here the task is, given a description of a boolean circuit and its inputs, to compute the value of its output(s). We also define and study the Network Stability problem. For our purposes, a network is a boolean circuit with feedback. In the Network Stability problem, the task is to tell, given a network and its inputs, whether there is a consistent way to assign values to the edges of the network. The focus of our research is on how the complexity of Circuit Value and Network Stability depends on the properties of the gates constituting the circuit or network. The interesting results arise when the pates cannot support fanout, in one or both of the two ways presented earlier.
Connections with complexity theory
"Is logarithmic space as powerful as polynomial time?" is a long-standing open problem in complexity theory. The answer is widely believed to be "no," but no one has been able to supply a proof. Instead, complexity theorists have developed a hierarchy of classes of problems between logarithmic space and polynomial time: L G NL c NC C P. (See [6] ) Here L and NL are space complexity classes, and capture what can be achieved in logarithmic space on deterministic and non-deterministic Turing machines; P captures the power of polynomial time on a deterministic Turing machine. The class NC is a parallel complexity class; it contains all the problems that are highly parallelizable using a feasible amount of computational resources. The question "Is NC = P?" is a fundamental question in parallel computation: it asks whether all problems that can be feasibly solved on a sequential machine can be solved very fast in parallel with feasible amounts of hardware. Again, the answer is believed to be "no," but no one has a proof.
In this paper, we identify new classes of problems between L and P. We conjecture that these classes are properly contained in P, and are incomparable to NC. One of these classes, CC, contains several natural complete problems.
Summary of results
The complexity of Circuit Value and Network Stability is easily determined if the gates support fanout in the strong sense; usually we get problems that are complete for a standard complexity class. If the gates do not support fanout even in the weak sense, we get efficient algorithms and parallel reductions. The case where the gates support fanout in the weak sense but not in the strong sense has recently been resolved by the work of Feder [9] .
We give a parallel algorithm for Circuit Value that runs in time about the square root of the number of gates if the gates are scatter-free. In contrast, the fastest known parallel algorithm for general Circuit Value takes close to linear time. We also give a linear-time sequential algorithm for Network Stability if the gates are scatter-free. In addition, we give logspace reductions between the Network Stability problem over a scatter-free basis and the Circuit Value problem over the same basis.
We identify a class of natural problems that are efficiently interreducible with the problem of determining the output of a comparator circuit. These problems include Lex-first Maximal Matching and several problems related to Stable Matching.
Outline of the paper
This paper discusses the key results that appeared in the preliminary version [21] in greater depth. The reader interested in a more complete exposition is referred to [32] . Section 2 contains basics. Section 2.2 discusses two definitions of what it might mean for a set of gates to support fanout. Section 3 proves a basic result about simulations. Section 4 studies the complexity of Circuit Value. The parallel algorithm for Circuit Value that runs relatively quickly if the gates are scatter-free is described in Section 4.2.1. Section 5 studies Network Stability. In Section 5.3.1, we present the linear-time algorithm for Network Stability over scatter-free bases, and show how to reduce such a Network Stability problem to a Circuit Value problem over the same basis. Section 6 discusses the class CC. We discuss exciting related research in Section 7, and conclude in Section 8.
Preliminaries

Gates, circuits, and networks
A X-input, p-output gate is a function g : (0, l}' + (0, l}L" from X-bit input words to p-bit output words. In this paper, all gates have a fixed number of inputs and outputs. A basis is a set of gates. il,i2,i3 01 ---= 212223,02 = qi2i3,03 = ilTJi3,od = ili2Tg
Yes No   Table 1 : Some of the gates that appear in this paper
The influence graph of a gate tells which outputs depend on which inputs. The jth input, ij, of a gate g influences the &h output, ok, if there are two input words sr and s2 differing only in the jth bit, such that g(sr) and g(s2) differ in the kth bit. The influence graph of a gate has one vertex for each input and each output of the gate, and an edge between the vertices corresponding to input ij and output ok if and only if ij influences ok. A gate with a disconnected influence graph is essentially the same as a set of gates; we assume henceforth that each gate has a connected influence graph. In particular, our gates do not have trivial inputs or outputs, i.e., every input contributes in some way to the function g, and every output depends in some way on the inputs.
A network is a finite labelled directed graph. Source (in-degree zero) nodes of the directed graph have out-degree one and are called input nodes; sink (out-degree zero) nodes have in-degree one and are called output nodes. Each internal node is labelled with a gate and an ordering of its predecessors and successors. If an internal node has in-degree X and out-degree p, its gate has X inputs and p outputs. If the underlying directed graph of a network is acyclic, the network is called a circuit. A circuit computes a function in the usual manner. A network (circuit) is said to be over a basis 0 if every gate in it is from fl. The size of a network is the number of edges in it.
Our definition of 'circuit' differs from the standard definition in two respects: all copying of computed values is explicit and must occur within a gate, and multiple-output gates are allowed. These provisions help us capture the intuitive notion of fanout without restricting the computing capability of circuits. Our definition of 'network' is non-standard. A network is essentially a combinational circuit with feedback, and is not intended to 'compute' anything.
Some of the gates that appear in this paper are listed in Table 1 . The reader is invited to refer to this table while reading the following definitions.
A gate gr is a restriction of gate g2 if it can be obtained as follows: Fix a subset (possibly empty) of the inputs of g2 to constant values. This operation fixes a (possibly empty) set of outputs of g2 to constant values. Now discard all the inputs and outputs of g2 that are fixed, and perhaps some outputs that are not fixed. For example, the X-gate is a restriction of the &-gate, obtained by fixing any one input of the &-gate to 1. The closure of a basis 0 is the basis a* consisting of all restrictions of gates in a.
Gate g can be simulated by basis fl if there is a circuit over R* that computes the function g. We say, for convenience, that gate gr can be simulated by gate g2 when we mean gr can be simulated by the basis (92); similarly, we say a basis can be simulated (by another basis) if every gate in it can be simulated. Two bases are equivalent if each can simulate the other. For example, {X} is equivalent to {C, NOT}.
Two binary words of the same length are adjacent if they differ in at most one bit. A gate preserves adjacency (is adjacency-preserving) if it maps adjacent input words to adjacent output words. The Hamming distance between two binary words of the same length is the number of bit positions where the two words differ. It is clear that a gate preserves adjacency if and only if it does not increase Hamming distances: If g preserves adjacency, and sr and s2 are two input words to g, the Hamming distance between g(sr) and g(s2) is at most the Hamming distance between sr and ~2. A basis preserves adjacency if every gate in it preserves adjacency.
A gate has scatter if it has a restriction that has more outputs than inputs; otherwise, it is scatter-free. A basis is said to be scatter-free if every gate in it is scatter-free. Notice that a gate preserves adjacency if and only if every one-input restriction has at most one output; hence every scatter-free gate preserves adjacency. However, adjacency-preserving gates may have scatter; in fact, the number of outputs of an adjacency-preserving gate may be exponential in the number of inputs. An example is the Sx gate, with X inputs and 2'-l outputs. We say that an input word to a gate is even if it contains an even number of 1s. The 6~ gate has 2'-r even input words, and is defined as follows: the jth output bit is 1 if and only if the input word to the gate is the jth even input word. It may be verified that this gate preserves adjacency.
All the adjacency-preserving gates that have arisen in applications so far, e.g., the C-gate (the comparator) and the X-gate, are scatter-free.
When does a basis support fanout?
We consider two definitions. In both cases, the property of not supporting fanout is invariant under the operations of restriction, simulation, taking subsets, and taking finite unions. In other words, if 0 has the property, so will any basis composed of restrictions of gates in 0, or any basis that can be simulated by 0, or any subset of 0; if Rr and Q2 have the property, so will Rr U 02. Both characterizations are effective: there is an algorithm to tell if a finite basis supports fanout.
Definition:
A basis supports fanout in the strong sense if it can simulate {COPY}. A basis supports fanout in the weak sense if it can simulate a gate with more outputs than inputs. Algorithmic characterizations follow from Lemma 1 and Corollary 3 below.
Lemma I A basis supports funout in the strong sense if and only if it does not preserve adjacency.
Proof:
Suppose basis 0 does not preserve adjacency. Then it contains a gate gr that does not preserve adjacency. This gate has a restriction g2 with one input ir and two outputs; each output equals either ir or 21. If both outputs equal ir, then g2 is the COPY gate. Otherwise, g2 can simulate {NOT}, and we can get the COPY gate from g2 by attaching NOT gates to a subset of the outputs. In either case, fi can simulate {COPY}; hence it supports fanout in the strong sense.
Suppose basis s2 preserves adjacency. A gate preserves adjacency if and only if it has the following property: when one input bit is changed, at most one output bit changes. Circuits over an adjacency-preserving basis also inherit this property; hence no such circuit can simulate the COPY gate. It follows that 0 does not support fanout in the strong sense. If fl is scatter-free, so is Q*. Thus each summand on the right hand side is non-negative; hence the sum is non-negative, and the number of outputs of N does not exceed the number of inputs of N. On the other hand, if Q has scatter, there is a gate in 0* with more outputs than inputs. 0
Corollary 3 A basis supports funout in the weak sense if and only if it has scatter.
Basic Complexity Theory
For an introduction to complexity theory, see [30, 131; for an introduction to parallel computation, see [6, 161. In this paper, the problems are decision problems, and the reductions are many-one logspaceuniform NC1-reductions. Two problems are equivalent if they are reducible to each other. A problem is complete for a class if it is in the class and every problem in the class reduces to it.
A simulation result
Lemma 1 tells us that bases that do not preserve adjacency can simulate {COPY}. We use this to show that these bases form exactly seven classes of equivalent bases. Table 2 gives a classification algorithm.
Assume that 0 is a basis that does not preserve adjacency. Q is monotone * 0 is AND-type and OR-type + 0 -{AND, OR, COPY). fi is AND-type but not OR-type 3 0 = (AND, COPY}. 0 is OR-type but not AND-type + 0 = {OR, COPY}. fi is neither AND-type nor OR-type + fl = {COPY}. s2 is non-monotone * L R is AND-type + 0 = {NAND, COPY}. ais OR-type + 0 = {NAND,COPY). fl is neither AND-type nor OR-type + 0 contains at least one gate that has two or more inputs =+ Q z {XOR, COPY}. Every gate in 0 has a single input + 0 = {NOT, COPY}. We begin with some definitions and observations. as a function from 2' to 2 A X-input, p-output gate may be regarded p; the domain and range of this function are boolean lattices under the natural ordering 4. Gate g is said to be monotone if sr 4 s2 3 g(sr) 4 g(s2); otherwise it is non-monotone. A basis is said to be monotone if every gate in it is monotone. It is easily checked that a basis is monotone if and only if it cannot simulate {NOT}.
Let g be a gate with a single output. Define frac(g), the l-fraction of g, to be the fraction of input words of g on which the output of g is 1. Basis Q is said to be an AND-type basis if 0* contains a single-output gate g with 0 < frac(g) < 0.5. Every AND-type basis can simulate {AND}. To see this, observe that any gate gr with 0 < fruc(gl) < 0.5 has a two-input restriction g2 with fruc(g;z) = 0.25.
In addition, if R is monotone, we claim that the following three statements are equivalent: Q is AND-type; Q can simulate {AND}; Sz cannot be simulated by {OR, COPY}. We give the proof in the case where 0 consists of a single gate g with a single output; the proof in the general case is a straightforward generalization. Define a minterm of a boolean function to be a minimal set of assignments to the input variables that forces the boolean function to take the value 1. If every minterm of g involves exactly one input variable, then g is just the OR of a subset of the inputs; hence all three statements are false. If g has a minterm involving two or more input variables, then g has a restriction that is the AND of two inputs; hence all three statements are true. This proves the claim.
Basis fl is said to be an OR-type basis if R* contains a single-output gate g with 0.5 < f rat(g) < 1. The following assertions are obtained by duality. Every OR-type basis can simulate {OR}. If s2 is monotone, the following are equivalent: R is OR-type; Sz can simulate {OR}; Q cannot be simulated by {AND, COPY}.
A gate is said to be linear, if every output function of the gate can be expressed as a GF(2)linear function of the inputs and the constant 1. A basis is said to be linear if every gate in it is linear. It may be checked that the following statements are equivalent: basis Q is linear; basis s1 can be simulated by {XOR, COPY}; b asis 0 is neither AND-type nor OR-type.
Theorem 4 Let s1 be a basis that does not preserve adjacency. Then it is equivalent to exactly one of the following buses: (NAND, COPY), (AND, OR, COPY), (AND, COPY), (OR, COPY), (XOR, COPY}, {NOT, COPY}, {COPY}.
Proof:
A classification algorithm is given in Table 2 . The correctness of the algorithm follows from previous observations and basic boolean algebra. cl
Circuit Value Problems
An instance I of Circuit Value consists of a circuit C, say with X inputs, an input assignment sin E (0, 1}x to the circuit, and an output edge e" of C. The Circuit Value problem (CV) is "Given an instance I of Circuit Value, is edge e" assigned the value 1 when circuit C is evaluated on input assignment s;, . 7" The complementary problem, coCV, asks if edge E is assigned the value 0. These problems are P-complete [19] . G iven a basis 0, we define 0-CV and co-%CV to be the special cases of CV and co-W, respectively, in which the circuits are required to be over a. Under reasonable assumptions about the form of the input, the Circuit Value problem over any basis Q can be solved in linear time. In this section, we study how the parallel complexity of s2-CV depends on a. NL-complete; in NC2 because NL C NC2 [3] co-NG-complete; also hrL-complete because NL= co-NL [14] in NC2 in L (in fact, NC'-complete (see [6, 71) for L) in C (in fact, NC'-complete for ,C) Table 3 are obtained by standard techniques. It is interesting to note that six of the seven circuit value problems are complete for natural complexity classes. Many of the results in this table have previously been obtained in [12] . An inspection of the seven cases yields:
Bases that do not preserve adjacency
Theorem 5 If 0 does not preserve adjacency, R-CV is equivalent to co-Q-CV.
Remark: Immerman's theorem [14] is the special case of Theorem 5 with 0 = {OR,COPY}; for this reason, we require his proof to prove Theorem 5. Clearly, %CV and co-fit-CV are equivalent if Q is non-monotone; we do not know whether s1-CV and co&CV are equivalent for all bases.
Bases that preserve adjacency
Our understanding of the complexity of CV over adjacency-preserving bases is highly incomplete. In Section 4.2.1, we give a parallel algorithm for CV when the gates lack scatter.
A parallel algorithm for Circuit Value if the basis lacks scatter
Each gate of a circuit prescribes certain relationships between the values of its inputs and the values of its outputs. These relationships may be written as implications, in the form A(ij t vj) + (ok c vk), where the ij are input edges, the ok are output edges, and the 7-j and VUI, are values from (0, 1).
In some of these implications, the partial assignment that appears on the left hand side consists of an assignment to a single edge. We call these the short implications; all other implications are long. For example, we can write the following implications for an OR gate with inputs ir, i2 and output o:
Here the first two implications are short. The circuit value problem over any basis may be solved by starting with the input assignments and enforcing the implications until every edge of the circuit is assigned a value.
The reason we single out the short implications is because these implications are easily enforced in parallel. In other words, every assignment implied by a given partial assignment and a set of short implications may be determined in NC, by directed graph transitive closure. This suggests the following parallel algorithm (Algorithm 1) to solve Circuit Value. The algorithm is similar in spirit to the DTEP algorithm of [20] and the Contraction algorithms of Miller [22, 23, 241: Step 1 is a 'compress' step;
Step 2 is a 'rake' step.
Algorithm 1 Initialize S, the set of assignments known to be true so far, to the input assignments. Initialize Short to be the set of all correct short implications for all the gates of the circuit. Then alternate the following two steps until each edge has been assigned a value:
1. Augment S using Short. (Use a transitive closure algorithm.)
2. Consider each long implication. If each assignment on the left hand side is in S, use the assignment on the right hand side to augment S. If all but one assignment on the left hand side are in S, we get a short implication, which we use to augment Short.
The algorithm is correct because circuits are acyclic. Lemma 6 below shows that the algorithm runs relatively quickly if the basis is scatter-free.
Lemma 6 Given a circuit over a scatter-free basis and an input assignment to it, Algorithm 1 deduces the value of all edges in 0(&i> iterations, where m is the size of the circuit.
Proof: Algorithm 1 may be regarded as a simplification algorithm. In other words, each iteration takes in a circuit and an input assignment to it, deduces the values of some edges in Step 1, and uses the resulting partial assignment to simplify the circuit in Step 2; the result of an iteration is a simplified circuit and an input assignment to it. After sufficiently many iterations, the circuit is fully simplified, i.e., each edge has been assigned a value.
We consider a conservative variant of the simplification algorithm. The new algorithm has the overall structure of the old algorithm; however, it does not always make all possible assignments or simplifications, but only a subset of them. As a result, the assignments inferred by the new (conservative) algorithm after k iterations will be a subset of those inferred by the old algorithm after k iterations. We then complete the proof of Lemma 6 by showing that the conservative algorithm terminates in 2 [l/ml iterations.
Iteration k of the conservative algorithm begins with a circuit Ck and an input assignment to Ck. The partially simplified 'gates' that appear in CI, might not have connected influence graphs; so we call these entities 'elements'. Each element of CI, will have an equal number of inputs and outputs. (This invariant may be achieved at the beginning of the first iteration by adding extra outputs as needed to the elements of Cr.) Hence CI, has an equal number of inputs and outputs; define the width of iteration k to be equal to this common number. Since each element is derived from a single scatter-free gate of the original circuit, fixing any X inputs of an element will always permit us to assign values to X outputs of the element.
The first step of an iteration of the conservative algorithm identifies a set of short implications and runs a transitive closure algorithm on these implications to derive new assignments. The set of implications is chosen so that fixing any one input of any element causes exactly one output of the element to be fixed via these short implications. In other words, for each edge i that is an input edge to some element, we choose two short implications of the form i t 0 + ee c ve and i + 1 * er +-vr. Our choice of short implications guarantees that the first step can never assign values to more outputs of an element than to its inputs. The second step of the iteration restores the invariant that each element has an equal number of inputs and outputs, by fixing the correct number of additional outputs of each element and discarding fixed inputs and outputs. The edges that are assigned values in the second step become input edges of the simplified circuit.
We now show that the conservative algorithm takes at most 2 [fil iterations. Each input edge of CI, is removed during the second step of iteration k. Hence, within the first [,/Kl iterations, there will be an iteration with width at most [Jml. We show that there can be at most [fil more iterations. Notice that if Ck is not the empty circuit, at least one output edge of CI, is assigned a value during the first step of iteration k. This means that Ck+r has fewer outputs than Ck; hence the width of iteration (k + 1) is strictly less than the width of iteration k. It follows that the width of the circuit becomes zero within 2rJml iterations. II
Remark:
We prove that the bound in Lemma 6 is tight, by exhibiting an infinite family of comparator circuits on which Algorithm 1 takes O(r) 't m 1 era ions. t Let CI, be the circuit with k2 comparators arranged in a k x k grid, as follows: the inputs of each comparator come from the left and below; the 'min' output of each comparator goes upward; and the 'max' output of each comparator goes to the right. Let the input assignment Sk be as follows: each horizontal input edge is assigned the value 0; each vertical input edge is assigned the value 1. Suppose the simplification algorithm is presented with circuit Ck and input assignment Sk. It can be checked that the output produced after one iteration is the simplified circuit C&r and the input assignment S&r. Hence Algorithm 1 takes k iterations to deduce the value of a11 edges of Ck.
Theorem 7 Let Cl be a scatter-free basis. Then there is a PRAM (Parallel Random Access Muchine) algorithm for R-CV that runs in O*(z/m> time' using a polynomial number of processors,
where m is the size of the circuit. 'The 0' notation means that polylogarithmic multiplicative factors are suppressed.
Proof: Lemma 6 tells us that Algorithm 1 takes O(r) 't m 1 era ions; each iteration can be imple-t mented in polylogarithmic time on a PRAM with a polynomial number of processors. cl
Network Stability Problems
The Network Stability problem (NS) is a question about the existence of configurations of a network consistent with a given input assignment. In this section, we study the sequential and parallel complexity of Network Stability as a function of the kinds of gates allowed in the network. An instance I of Network Stability consists of a network N with X 2 0 inputs, and an input assignment Sin E {O,l}' to N. A configuration of N is an assignment of boolean values (OS and 1s) to the edges of N. It is a stable configuration of [N,Q] if it satisfies the gate equations at each internal node, and is consistent with the input assignment s;,. The Network Stability problem is "Given an instance I of Network Stability, does [N,s;,] have a stable configuration?" Often we leave the input assignment implicit, and say "N has a stable configuration" when we mean "[N, sin] has a stable configuration." Given a basis fi, we define R-NS to be the special case of NS in which the network is required to be over a. For instance, {AND,OR,COPY}-NS is the stability problem for monotone networks. In general, network stability problems are not known to be equivalent to their complementary problems.
The following lemma shows that Network Stability is usually at least as hard as Circuit Value: 
Networks over monotone bases
Theorem 9 Every network over a monotone basis 0 has a stable configuration; in fact, there is a (unique) 'most-O' stable configuration Q" with the property that if an edge e is 0 in any stable configuration Q of the network, it is 0 in Q O. This stable configuration can be found in linear time. Furthermore, the problem "Is edge e" assigned the value 1 in Q'?" is equivalent to %CV.
Proof:
We give the reduction to 0-CV. Pretend that each edge e of the monotone network N has unit delay. Consider the following network process. Initialize N to the all-0 stable configuration. At time t = 0, assign each input edge of N its correct value. Now let the network 'run'. The values on edges of the network will change during this process; since the network is monotone, every change will be from a 0 value to a 1 value. Thus the value on any given edge will change at most once; eventually the network will reach a stable configuration. This is Q", because the value of an edge becomes 1 only if it must be 1 in order to satisfy the equations of the network. The network process terminates in at most m time units, where m is the size of N. We may unravel the network computation into a circuit computation, by replacing each gate g of N by m kws (9, t>, one for each time-step. The resulting circuit is over 0. Its size is O(m2). cl
Networks over non-monotone bases that do not preserve adjacency
Equivalent bases define equivalent network stability problems. Theorem 4 tells us that there are only three inequivalent bases to consider. We consider these in turn.
We show that {NAND,COPY}-NS is n/P-complete. The problem "Does the given circuit Co have an input assignment that makes its output l?" is Np-complete. We may assume that Co is over {NAND,COPY}. Let flout be the O-input, l-output network obtained by connecting one output of a COPY gate to its input. Attach a float network to each input of Co, and feed the output of CO into a l-forcer. The resulting input-free network has a stable configuration if and only if Co has an input assignment that makes its output 1. This completes the proof.
Constructing a stable configuration of a network over {XOR,COPY} is the same as solving a system of linear equations over GF (2) ; such systems can be solved in NC2 [26, 41. Networks over {NOT,COPY) h ave an especially simple structure: each connected component may be rendered into a tree by deleting at most one edge. This can be exploited to find stable configurations in linear time, and in logarithmic space. It can also be shown by standard methods that cc+{NOT,COPY}-NS is NC'-complete for L.
Networks over non-monotone bases that preserve adjacency
The interesting question is: How hard is Network Stability if the basis preserves adjacency and can simulate {NAND}? We g' rve a linear-time algorithm to construct a stable configuration if the basis is scatter-free. In addition, for such bases, we show that %NS is equivalent to Q-CV. Let SFC be the class of problems that are reducible to Circuit Value over scatter-free bases. Then the Network Stability problem over scatter-free bases is complete for SFC.
Scatter-free networks
We use the characterization of Lemma 2 to give a linear-time algorithm that constructs a stable configuration of a scatter-free network, whenever one exists.
We are looking for stable configurations in a network N over a scatter-free basis 0. We may assume that St is closed under restriction, since restrictions of scatter-free gates are scatter-free. The first step is to 'eliminate the inputs', i.e., simplify the problem so that N becomes input-free. The idea behind input elimination is that knowing the value of an input to a gate enables us to do two things: deduce the value of some (maybe none) of its outputs, and replace the gate by one of its restrictions. This process of network simplification may be iterated; it produces, in linear time, a partial assignment P of values to edges, and an input-free network N' on the remaining edges, with the property that the stable configurations of N are obtained by augmenting the stable configurations of N' with P. In particular, N has a stable configuration if and only if N' does. Since s1 is scatter-free, Lemma 2 applies to N'; since N' has no inputs, it will have no outputs. Henceforth we will simply assume that N has no inputs or outputs.
Consider what happens if we break an edge e of N, thus creating an input e;, and an output eoUt, and then place the value v E {O,l} on e;,. We get a network with one input and one output; we may apply input elimination to this network. We call this the process of propagating the pair [e, v]. Applying Lemma 2 to the network that remains after the propagation, we see that edge eout must be assigned a value vUo,t during the propagation. If vout = v, we say that the propagation is successful, and that [e, v] is viable in N. The result of a successful propagation is a partial assignment P and an input-free network N' on the remaining edges, with the property that the stable configurations of N that assign edge e the value v are obtained by augmenting the stable configurations of N' with P. If, on the other hand, vU,,t # w, no stable configuration of N may assign edge e the value v; in this case, we say the propagation is unsuccessful.
The type of an edge in an input-free scatter-free network is the set of viable values for it, i.e., typeN(e) = {w][e,v] is viable in N}. If typeN(e) = 0, we say that e is a contradicting edge. It turns out that the type of an edge is preserved by successful propagations:
Lemma 10 Let N be an input-free network over a scatter-free basis Qt. Suppose that [el,vl] is viable in N. Let N' be the network left after propagating [el, VI] in N; let e2 be an edge of N'. Then typeNl(e2) = typeN(e2).
Proof:
The key idea is that propagations only make forced moves. Hence every assignment made in the propagation of [e2, ' up] in N will be made during the propagation of [e2, ~21 in N', unless the same assignment has already been made during the propagation of [el, vr] Theorem 11 Let N be a network over a scatter-free basis R. Then there is a linear-time algorithm that will construct a stable configuration if there is one, or conclude that none exists.
Proof: Algorithm 2 can be made to run in linear time. The idea is to keep the work done by the algorithm proportional to the amount of simplification achieved, i.e., the number of edges of the network that are assigned values. To do this, propagate [e, 0] and [e, I] 'in parallel', and use the propagation that succeeds first. cl Theorem 12 Let N be an input-free network over a scatter-free basis Q. Then N has a stable configunttion if and only if it has no contradicting edge.
If N has a contradicting edge, there is clearly no stable configuration. If there is no contradicting edge, Algorithm 2 will find a stable configuration. cl
Theorem I3 Let 0 be any scatter-free basis that can simulate (NAND). Then CNS is equivalent to o-cv.
We use Theorem 12 to give a reduction from fit-NS to 0-CV; the reduction in the other direction follows from Lemma 8. Consider the following network process Prl(e, v) on the network N. Break edge e, thus creating a new input e;, and a new output eout. Assign all input edges of N their correct values, and assign edge e;, the value v. Perform input elimination. Since the gates are scatter-free, each output will be assigned a value. Let voUt(e, u) be the value assigned to edge eout. We say that process Prl(e,v) succeeds if vout(e, v) = w, otherwise it fails. The crucial observation is that both Prl(e, 0) and Prl(e, 1) fail if and only if e is a contradictory edge. The proof of this observation follows from the fact that the result of input elimination is insensitive to the order in which the inputs are eliminated.
Consider the following network process Pr2(e, v): Pretend that each edge has unit delay. Break edge e of N, thus creating input ein and output eout. Initialize the network to an arbitrary configuration. Assign all input edges of N their correct values, and assign edge e;, the value v. Now let the network run. Every edge that was assigned a value during process Prl(e, v) will stabilize within m time units at the same value in Pr2(e, v). (Here m is the size of N.) In particular, edge eout will stabilize at vout(e, v). Unravelling the network process Pr2(e, v) into a circuit computation yields a circuit over 0 that computes vo,t(e,v).
Given all the values vout(e, v), we may use NAND gates to combine the results and determine whether N has a stable configuration. The resulting circuit has size 0 ( m3). II
The Comparator Circuit Value Problem, and the class CC
The Comparator Circuit Value problem, C-CV, is the circuit value problem over the monotone scatter-free basis {C}. Define CC to be the class of problems reducible to C-CV. In this section, we discuss some properties of C-CV and exhibit some natural CC-complete problems.
The outputs of the comparator are threshold functions. For X 2 2, define the 7~ gate to be the monotone scatter-free gate with X inputs ir . . . ix and X outputs or . . . ox, where oj is the jth threshold function T'( ir , . . . , ix), i.e., output oj is 1 if and only if at least j inputs are 1. The comparator is just the r2 gate. The TJ, gate essentially sorts its inputs. Since sorting circuits can be built with comparators, each rx gate can be simulated by the comparator. It follows that {r~} is equivalent to {C}, for each X 2 2.
The 'double rail' method of Goldschlager [ll] may be used to reduce {TJ,, NOT}-CV to {r~}-CV. The idea is to keep each variable around in both the complemented and uncomplemented forms. The key step is to produce both forms of the outputs of a gate, given both forms of the inputs. For a NOT gate, this is trivial. For a TX gate, we can do this with two TX gates: the first TX gate takes in the uncomplemented inputs and produces the uncomplemented outputs; the second TJ, gate takes in the complemented inputs and produces the complemented outputs in reverse order. Thus {Q, NOT}-CV is CC-complete. Since Q-CV = co%CV when 0 is non-monotone, it follows that the class CC is closed under complementation.
Applying Theorem 13, we see that {r~, NOT}-NS is CCcomplete; in particular, {C, NOT}-NS is CC-complete. Theorem 14 below, due to Feder [8] , uses this to show that NL C CC. Since {X} is equivalent to {C, NOT}, it follows that X-CV and X-NS are CC-complete2. We use these facts in Sections 6.1 and 6.2.
Theorem 14 NL C CC.
Proof: The problem GAP: "Given a directed graph G and two vertices s and t, is there a directed path from s to t?" is complete for NL [15] . The problem remains complete even if the following conditions are imposed: s must be a source vertex; t must be a sink vertex; and G must be acyclic.
There is no directed s-t path if and only if the vertices of G may be two-colored with the colors 0 2These problems are properly called { X}-CV and { X}-NS; we drop the braces for convenience. and 1 so that color(s) = 1; color(t) = 0; and colors never decrease along directed edges, i.e., if there is a directed edge from vertex vi to vertex 212, then coZor(vl) 5 coZor(v~). We build a network over {C, NOT} to enforce these 'non-decreasing' conditions. A comparator circuit may be drawn as a collection of wires with comparator gates between them; see, e.g., Section 5.3.4 of [17] . C onsider the following comparator circuit: introduce a wire for each vertex of G, and a comparator gate for each edge of G; the gate is oriented so that if the edge is directed from vertex vi to vertex 02, then the associated comparator places its 'min' output on the wire associated with vertex 01 and its 'max' output on the wire associated with vertex ~2. (The relative order of the comparators on the wires is immaterial.) The resulting circuit has one input edge and one output edge corresponding to each vertex of G. In addition, since G is acyclic, the circuit has the following property: on any input assignment, the output word of the circuit equals the input assignment if and only if none of the comparators are 'used' on that input assignment. We use this property to complete the reduction.
Convert the circuit into a network N over {C, NOT} as follows: feed the output edge corresponding to s into a l-forcer; feed the output edge corresponding to t into a O-forcer; for every other vertex v of G, connect the output edge corresponding to v to the input edge corresponding to v. Let sin be the input assignment to N that assigns the value 1 to the input edge of N corresponding to vertex s, and assigns the value 0 to the input edge corresponding to vertex t. Given a stable configuration Q of [N, s;,], we show how to find an appropriate two-coloring of G. Since & is stable, no comparator gets used. Hence Q assigns identical values to all the edges on any given wire of N; let this common value be the color of the associated vertex. It is easy to check that this coloring meets all the required conditions. Conversely, if G has an appropriate two-coloring, we can construct a stable configuration of [N, s;,] . Hence [N, s;,] has a stable configuration if and only if there is no directed s-t path in G. Thus we have reduced GAP to co-{C, NOT}-NS, which is CC-complete. cl
6.1
Lex-first Maximal Matching is CC-complete
Lex-first problems are often P-complete [6, 2, 251, but LFMM, the Lex-first Maximal Matching problem, appears not to be so. Attempts to reduce Circuit Value to LFMM fail because of an inability to 'fanout information.' [2] . The 'reason' for this phenomenon is that LFMM is CCcomplete. An instance I of LFMM consists of an undirected graph G = (V,E), a total order 4 on E, and a distinguished edge E. If el 4 e2, we say that el precedes e2. A matching M is a subset of E with the property that at most one edge in M is incident to any vertex of G. A matching is maximal if it is not properly contained in any other matching. The total order 4 on the edges allows us to regard a matching M as a sequence Sri/// = (er , e2, . . .) of edges in ascending order, i.e., J' < k + ej 4 ek. Given two (maximal) matchings M and N, we say that M << N if 5'l exicographically precedes SN. The relation < defines a total order over all maximal matchings. The minimum element, Mle.first, of this order is called the lex-first maximal matching of (G, 4). The Lex-first Maximal Matching problem is "Given an instance I of LFMM, is e" in Mlexht?"
The following greedy algorithm finds &&first: Start with the empty matching, inspect the edges in ascending order, and augment the current matching whenever possible. Cook [5] showed that LFMM is equivalent to X-CV; hence LFMM is CC-complete. Before giving the reductions, we introduce some terminology. An X-circuit is a circuit over {X}. The X-gate has inputs ir, i2 and outputs or = ir E,o2 = ~i2. We associate input ij and output oj. This association allows us to describe an X-circuit in terms of snakes. A snake is a sequence of edges; in our application, the sequence is always acyclic. If an input edge of an X-gate is in snake Q, the associated output edge is the next element of q; if an output edge of an X-gate is in q, the associated input edge is the previous element of q. The first element of a snake is an input edge of the circuit; the last element of a snake is an output edge. Two snakes meet if there are two edges, one in each snake, that are input edges to the same gate. The snakes of an X-circuit constitute a partition of its edges.
An X-circuit may be described by naming its snakes and telling, for each snake, which other snakes it meets and in what order; in such a description, there is a gate wherever two snakes meet. There are efficient transformations between such a description and a standard description of an X-circuit.
Reducing LFMM to X-CV: Introduce a snake qv for each vertex v of G. Two snakes meet if the corresponding vertices in G are neighbours, i.e., if they share an edge. Thus the gates of the X-circuit correspond to the edges of G. Let g, denote the gate corresponding to edge e. The order in which the snake corresponding to a vertex meets the snakes corresponding to its neighbour vertices is induced by the total order 4 on the edges of G, as follows: if vertex v is adjacent to vertices w and x in G, and (v, w) 4 (v, x), then snake qv meets snake qw before it meets snake qz. This completes the description of the X-circuit C. The relevant input assignment is 1, i.e., the input assignment that assigns each input edge the value 1.
We show that edge e is matched in &!lexht if and only if both inputs to gate g, are 1 when circuit C is evaluated on input assignment 1. (Given this fact, it is easy to produce the instance of X-CV corresponding to instance I of LFMM from circuit C.) Observe that we may list the gates of C in topological order as follows: list the edges of G in ascending order of 4; then read off the corresponding gates. Evaluating circuit C in this topological order simulates the greedy algorithm to find a lex-first maximal matching of G. Let e be any edge of G; let v be an endpoint of edge e. Then the following claim is easily proven by induction: the edge on snake qv that enters gate g, is assigned the value 1 when C is evaluated on input assignment 1 if and only if vertex v is unmatched at the time the greedy algorithm considers edge e. The proof is completed by observing that the greedy algorithm matches edge e if and only if both endpoints of e are unmatched at the time the algorithm considers this edge.
Remark:
The reduction from LFMM to X-CV takes a graph with IEl edges into a circuit with IEI + 1 gates. It follows from Theorem 7 that there is a parallel algorithm for LFMM that runs in O*(m) time.
Reducing X-CV to LFMM: Suppose we are given an X-circuit and an input assignment to it; suppose we wish to tell if output edge e oUt gets value 1. Feed this edge into a new X-gate j whose other input is 1. Let C be the resulting X-circuit. Then the answer to the X-CV instance is 'yes' if and only if gate 3 has both inputs 1 when circuit C is evaluated on its input assignment. We may assume that a topological order of the gates of C is available (see [28] ) because there is a fast parallel transformation that takes as input any circuit C and an input assignment s;, to C, and returns a (larger) circuit C' over the same basis, a topological order of the gates of C', and an input assignment sin, so that [C', sin] has output 1 if and only if [C, sin] has output 1. We may assume that each pair of snakes of C meet at most once, because removing every intersection except the first does not change the values assigned to the edges of C. Notice that if the input edge of a snake is assigned the value 0 by the input assignment to C, all edges on this snake get the value 0; furthermore, we may delete this snake without affecting the values assigned to the other edges of C. Thus we may assume that the input assignment to C is 1. Now construct a graph G = (V, E) as follows: introduce a vertex for each (remaining) snake; introduce an edge between two vertices if the corresponding snakes meet. The total order 4 on E is read off from the topological order on the gates of C. The distinguished edge E of the LFMM instance is the edge corresponding to gate 8. It is easy to verify that edge E is matched in the lex-first maximal matching if and only if the original X-CV instance has a 'yes' answer. This completes the reduction. The size of the LFMM instance is quadratic in the size of the X-CV instance; however, this increase in size may be avoided if a topological ordering of the X-circuit is available.
Stable Matching is CC-complete
The Stable Matching problem (see [lo, 18,271 for an introduction) is essentially the same as Network Stability for networks over {X}. The Stable Marriage problem is a special case of Stable Matching; it is the same as Network Stability for comparator networks. Since X-NS and C-CV are equivalent, several Stable Matching problems are CC-complete. We state these results here; for proofs and extensions, we refer the reader to [3l]. i.e., is it true that there is a stable matching that matches these two persons to each other? d) Minimum-regret: Given an instance I of Stable Matching and an integer k, is it true that there is a stable mat thing of I in which every person has regret at most k? e) Man-optimal Stable Marriage: Given an instance of Stable Marriage, is man UJ matched to woman w in the man-optimal stable marriage?
Related research
Recently, Feder [9] h as reported considerable progress in solving Network Stability for arbitrary adjacency-preserving bases. He shows how to find a stable configuration for a network over an arbitrary adjacency-preserving basis in cubic time. He also generalizes Theorem 13 to all adjacencypreserving bases that can simulate {NAND}. It follows that if APC denotes the class of problems that are reducible to Circuit Value over adjacency-preserving bases, then the Network Stability problem over adjacency-preserving bases is complete for dPC. Finally, for any adjacency-preserving basis 0 that can simulate {NAND}, he shows that constructing a stable configuration is equivalent to St-cv.
Conclusions
The complexity of Circuit Value and Network Stability has been studied as a function of the kinds of gates permitted in the network. The availability of fanout plays a crucial role in determining the complexity. The interesting new problems studied are Circuit Value and Network Stability over scatter-free and adjacency-preserving bases. The overall picture that emerges from our work and [9] is NLcCCLSFCcdPCcP where S.7=C and dPC are the classes of problems that are reducible to Circuit Value over scatter-free and adjacency-preserving bases respectively. We conjecture that the three new classes are different from P and incomparable to NC.
We conclude with some directions for further research:
1. Is there a machine characterization of the new classes discussed in this paper?
2. Our definitions of fanout are 'all-or-nothing' definitions; for instance, a circuit over an adjacencypreserving basis cannot simulate even one COPY gate. Can anything interesting be said about the complexity of Circuit Value and Network Stability when a limited amount of copying is allowed?
3. What can be said about the relative difficulty of Circuit Value over different adjacencypreserving bases? Is there a linear-time algorithm for Network Stability over arbitrary adjacency-preserving bases?
4. Find other natural problems that are equivalent to Circuit Value or Network Stability over adjacency-preserving bases.
5. The reduction of Section 6.1 from X-CV to LFMM can be modified so that the graph G in the LFMM instance is bipartite. It follows that the Assignment problem (Bipartite Weighted Matching) is CC-hard. (A full proof appears in [31] .) Of course, it is well known that the Assignment problem is in P. What is the relationship between the Assignment problem and the classes SFC and dPC? 6 . Find better parallel algorithms for C-CV, or for special cases of any CC-complete problem.
